ATMEGA8 16PU PDF

All the 32 registers are directly connected to the Arithmetic Logic Unit ALU , allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than con- ventional CISC microcontrollers. The Power- down mode saves the register contents but freezes the Oscillator, disabling all other chip func- tions until the next Interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleep- ing. This allows very fast start-up combined with low-power consumption.

Author:	Mazugore Viran
Country:	Panama
Language:	English (Spanish)
Genre:	Finance
Published (Last):	20 January 2012
Pages:	413
PDF File Size:	4.50 Mb
ePub File Size:	6.41 Mb
ISBN:	508-5-92286-537-7
Downloads:	13846
Price:	Free* [*Free Regsitration Required]
Uploader:	Mukus

The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running. Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier. Port C PC The Port C output buffers have symmetrical drive characteristics with both high sink and source capability.

As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Note that the electrical characteristics of PC6 differ from those of the other pins of Port C. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running.

The minimum pulse length is given in Table 15 on page Shorter pulses are not guaranteed to generate a Reset. The various special features of Port C are elaborated on page Port D PD The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.

The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port D also serves the functions of various special features of the ATmega8 as listed on page A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running.

Shorter pulses are not guaranteed to generate a reset.